ports/cad/py-verilog-parser/pkg-descr

Lark-based parser for Verilog netlists (structural Verilog without behavioral
statements). This is meant to be used to read netlists as generated by HDL logic
synthesizers such as Yosys.